00:00:00 --- log: started forth/21.07.20 01:05:34 --- join: Glider_IRC_ joined #forth 01:08:25 --- quit: Glider_IRC__ (Ping timeout: 120 seconds) 03:31:12 --- join: iv4nshm4k0v joined #forth 11:51:44 ACTION has been drawing up his fcpu16 in logisim evolution 11:59:41 cool, Zarutian_HTC :) ... how do you like it? 12:01:48 pretty good but lacks a bit of polish like having duplicate in the right click menu when clicked on a component/selection 12:07:24 i've played with verilog but i've never tried to design a circuit visually like that. 13:03:27 --- join: Glider_IRC__ joined #forth 13:06:21 --- quit: Glider_IRC_ (Ping timeout: 120 seconds) 13:27:13 --- quit: iv4nshm4k0v (Ping timeout: 120 seconds) 13:28:29 never liked verilog or vhdl for mostly syntax reasons 13:29:33 did some playing around with extended BLIFF 16:04:51 maw 16:19:18 wam! 16:31:07 --- quit: Glider_IRC__ (Connection closed) 16:31:45 good evening 16:31:47 --- join: Glider_IRC joined #forth 16:32:37 hallo! 16:33:00 had a lovely night on the fediverse, got called a war criminal bcos i like forth 16:33:11 what a place ay 16:40:04 yeah, I think that happened to me once. told them it was purely circumstancial evidence 16:41:25 just being psycho enough to like Forth doesn't /actually/ make you a war criminal 16:41:45 anyway, you have to get captured first 16:50:06 --- join: j0anna joined #forth 18:15:12 like, the activitypub network 18:15:15 mastodon and such 19:21:10 re maw 20:36:26 --- quit: cmtptr (Connection closed) 20:41:03 --- join: cmtptr joined #forth 20:41:03 --- mode: ChanServ set +o :cmtptr 21:31:07 --- join: iv4nshm4k0v joined #forth 22:16:38 --- join: mark4 joined #forth 23:59:59 --- log: ended forth/21.07.20